



Fig. 2








Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9





Fig. 10







Fig. 12






Fig. 13




Fig. 15








Fig. 16











11 / 70








Fig. 23




Fig. 24⁻




Fig. 25




Fig. 26




Fig. 27




Fig. 28




Fig. 29




Fig. 30





Fig. 31






Fig. 33




Fig. 34




Fig. 35




Fig. 36




Fig. 37




Fig. 38





Fig. 39



n = number of Macroticks per cycle

Fig. 40




Fig. 41





Fig. 42






Fig. 44




Fig. 45





Fig. 46






Fig. 48




Fig. 49
Wakeup pattern transmission




Fig. 50




Fig. 51
Channel monitoring and selection of startup path.




Fig. 52
Selection of ColdStart Initiator




Fig. 53
Check on successfully established communication




Fig. 54
Initial Synchronization




Fig. 55





Fig. 56




Wakeup state machine for the wakeup (WU) protocol mode


Startup state machine for the time-triggered (TT-D, TT-M) protocol modes

Startup state machine for the byteflight (BF) protocol mode

Startup state machine for the event-triggered (ET) protocol mode

Fig. 57








Fig. 60

Fig. 61




Fig. 62





Fig. 63



CC_NormalOperation S D S D CC ColdStartVCW CC_IntegrationVCW လြောင CC IntegrationVCW တ ြော တဏြဝ CC InitSync CC_InitSync လကြ-တကြလ CC S.Listen CC StartupListen CAS CC SoftRICC S.Listen CC SoftReset CC S.R. Local Schedule ocal Schedule Global Schedule ocal Schedule Node A Protocol StartupState Node B Node C **StartupState StartupState** Network Protocol Protocol

Fig. 64

37 / 70 : cycle time established (expected/scheduled slot) ├─▼: listen timeout (pdStartup) CC NormalOperation CC NormalOperation : FrameID=4; frame configured, but not transmitted D: Data frame (fSyncBit=0) 1 : fCycleCount odd frame configured and transmitted S : SYNC frame (fSyncBit=1) : fCycleCount even 3 : fFrameID=3;

: cycle time established (expected/scheduled slot) CC NormalOperation CC NormalOperation $\alpha[$ S 2 CC NormalOperation S S S D CC_IntegrationVCW CC_IntegrationVCW S 30 D: Data frame (fSyncBit=0) CC_IntegrationVCW CC InitSync လ[SE o To CC_IntegrationVCW CC StartupListen CC InitSync SE တ : SYNC frame (fSyncBit=1) CC_SoftR CC_S.Listen C.ICW CC S.Listen CC SoftR CC S.Listen CC SoftReset CAS ∏:CAS symbol Global Schedule Local Schedule Local Schedule Protocol StartupState Local Schedule Protocol StartupState Node A Node B Network Node C **StartupState** Protocol Legend

Fig. 65

38 / 70

06071455EP

listen timeout (pdStartup)

frame configured, but not transmitted

: fFrameID=4; frame configur

frame configured and transmitted

3 : fFrameID=3; frame configu

: fCycleCount even

: fCycleCount odd

☐: cycle time established ☐: (expected/scheduled slot) CC IntegrationVCW CC_IntegrationVCW S € 4 တကြ လ CC ColdStartVCW CC InitSync CC InitSync တက် 🔻 တ ကြ ဝ CC_InitSync | CC_Int.VCW | CC_StartupListen CC StartupListen D: Data frame (fSyncBit=0) တ ကြ : fFrameID=4; CC Int.VCW ა<u>ლ</u>ი □[4]ი Failure ĔĔ CC ColdStartICW CC InitSync လ ြေ S : SYNC frame (fSyncBit=1) (A) တကြလ CC StartupListen CC_StartupListen CAS CC SoftR CC S.Listen CC SoftReset CC Soft. Global Schedule Network Local Schedule Local Schedule Node B ocal Schedule Node C Node A **StartupState StartupState StartupState** Protocol Protocol Protocol Legend

39 / 70

Fig. 66

: listen timeout (pdStartup)

frame configured, but not transmitted

frame configured and transmitted

3 frameID=3;

0 : fCycleCount even

: fCycleCount odd

Fig. 67




Fig. 68




Fig. 69




Fig. 70




Fig. 71




Fig. 72





Fig. 73






Fig. 75




Fig. 76




Fig. 77




Fig. 78




Fig. 79




Fig. 80




Fig. 81









Fig. 82
























Fig. 90








Fig. 94







Fig. 95











Fig. 99






Fig. 101





Fig. 102






Fig. 104




Fig. 105




Fig. 106





Fig. 107








Fig. 109

	ader Sytes		Data 0 12 Bytes	CRC Code (15 Bit) + Frame Completion Bit	
ID R	ESL	EN	DATA	CRC	FCB
8	4	4	0 96	15	1

Fig. 110




Fig. 111




Fig. 112




Fig. 113





Fig. 114



controller (and host)

Bus Driver

several nodes connected to one branch

Redundancy

